All-digital power-efficient integrating frequency difference-to-digital converter for GHz frequency-locking,IET Circuits, Devices & Systems

当前位置： X-MOL 学术 › IET Circuits, Devices Syst. › 论文详情

Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)

All-digital power-efficient integrating frequency difference-to-digital converter for GHz frequency-locking
IET Circuits, Devices & Systems ( IF 1.3 ) Pub Date : 2020-12-15 , DOI: 10.1049/iet-cds.2020.0039
Yue Li ₁ , Fei Yuan ₁

Affiliation

This study presents an all-digital power-efficient integrating frequency difference-to-digital converter (iFDDC) and explores its applications in gigahertz (GHz ) frequency-locking. The iFDDC utilises a bi-directional gated delay line (BDGDL) to detect and accumulate the frequency difference between two GHz signals and digitises the result with ultra-low power consumption. The built-in integration of the iFDDC ensures that the in-band quantisation noise of the BDGDL and digital controlled oscillator (DCO) is first-order suppressed. The all-digital realisation of the iFDDC makes it fully compatible with technology scaling. The effectiveness of the proposed iFDDC is verified using the simulation results of a 5 GHz frequency-locked loop designed in a Taiwan Semiconductor Manufacturing Company (TSMC) 65 nm 1.2 V complementary metal-oxide-semiconductor (CMOS). The iFDDC consumes only 474 µW, offering the lowest power/frequency efficiency among reported FDDCs. The DCO locks to 5 GHz reference in <10 cycles.

更新日期：2020-12-18

点击分享查看原文

点击收藏

阅读更多本刊最新论文

全部期刊列表>>