当前位置: X-MOL 学术Fusion Eng. Des. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
The implementation and operation of the 4th version of KSTAR fast interlock system
Fusion Engineering and Design ( IF 1.7 ) Pub Date : 2020-11-01 , DOI: 10.1016/j.fusengdes.2020.111954
Myungkyu Kim , Taehyun Tak , Jaesic Hong

Abstract In order to increase the machine protection of KSTAR, it is more important than ever to generate an event to turn off the related heating devices even when the abnormal situation occurs during the plasma discharge. KSTAR has built the Fast Interlock System (FIS) since achieving first plasma in 2008, and built and operated the 4th version of FIS which using NI c-RIO technology in 2018 [ 1 ]. We moved the machine protection related functionalities such as heating stop, soft-landing, and etc. of the Central Control System (CCS) built on the existing Versa module Europa bus (VME) to FIS [ 2 ]. The EPICS IRIO driver [ 3 ] enables complete control and monitoring of the Field Programmable Gate Array (FPGA), and the distributed interlock information can be integrated in the FIS Input Output Controller (IOC) via Experimental Physics and Industrial Control System (EPICS) [ 4 ]. Hardwired signals processed by FPGA are connected to each of dedicated systems, and informational signal is published and subscribed by EPICS. The FIS Operator Interface (OPI) panel is developed using Control System Studio (CSS), an operator can easily understand the FIS operation status and the KSTAR shot progress status at a glance. It displays the event occurrence and sequence status on the screen, records event occurrences in the log file, and makes possible to operate with minimal operator’s intervention. The FPGA, which is responsible for signal processing at high speed, implements the event counter logic to record the event occurrence time. The counter values are synchronized with the Central Timing Unit (CTU) start time and show relative time from shot start. The event generated in the FPGA is displayed in 10 microseconds resolution by the 100 kHz operation period. In case of abnormality, generating the fast interlock is the most important function of the fast interlock system. In this paper we will describe the detail implementation and operation results.

中文翻译:

KSTAR快速联锁系统第四版的实现与运行

摘要 为了增加科士达的机器保护,即使在等离子放电过程中出现异常情况,也比以往任何时候都更重要的是产生关闭相关加热装置的事件。科士达自 2008 年实现第一个等离子体以来,已经构建了快速互锁系统 (FIS),并于 2018 年构建并运行了使用 NI c-RIO 技术的第 4 版 FIS [1]。我们将建立在现有 Versa 模块 Europa 总线 (VME) 上的中央控制系统 (CCS) 的机器保护相关功能,例如加热停止、软着陆等,移至 FIS [2]。EPICS IRIO 驱动程序 [3] 能够完全控制和监控现场可编程门阵列 (FPGA),并且分布式互锁信息可以通过实验物理和工业控制系统(EPICS)[4]集成到FIS输入输出控制器(IOC)中。FPGA 处理的硬接线信号连接到每个专用系统,信息信号由 EPICS 发布和订阅。FIS操作员界面(OPI)面板是使用Control System Studio(CSS)开发的,操作员可以一目了然地了解FIS操作状态和KSTAR击球进度状态。它在屏幕上显示事件发生和顺序状态,在日志文件中记录事件发生,并且可以在最少的操作员干预下进行操作。负责高速信号处理的FPGA实现了事件计数器逻辑来记录事件发生的时间。计数器值与中央计时单元 (CTU) 开始时间同步,并显示从注射开始的相对时间。FPGA 中生成的事件以 100 kHz 操作周期以 10 微秒的分辨率显示。在异常情况下,产生快速互锁是快速互锁系统最重要的功能。在本文中,我们将描述详细的实现和运行结果。
更新日期:2020-11-01
down
wechat
bug