当前位置: X-MOL 学术Microelectron. Reliab. › 论文详情
Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Protecting scratchpad memory addresses against soft errors
Microelectronics Reliability ( IF 1.6 ) Pub Date : 2020-08-01 , DOI: 10.1016/j.microrel.2020.113741
Ali Mansoor , Mahdi Fazeli , Amir Masood Rahmani

Abstract Scratchpad memories (SPMs) are intensively utilized in modern embedded processors where a demand on improving reliability without compromising performance-predictability and area/power efficiency is on rise. Our observations imply that one target for this reliability improvement is to combat ever increasing threats of multiple bit upsets (MBUs) occurring in the SPM addresses as well as multiple event transients (METs) happening in the SPM address decoders (SADs). This paper proposes two masking techniques that protect SPM addresses in their lifespan across multiple on-chip structures prone to MBU/MET errors. The strategy behind both techniques is to replicate narrow-width SPM addresses at compile time, and to mask errors at the SAD stage. The first technique is triplication of SPM addresses (TSA), and using a triplicated SAD. For the processors having limited memory address widths, the second technique uses the concept of redundant residue number system to provide a residual replication of SPM addresses (RRSA), and a residually replicated SAD. Simulation results showed that interleaving the retained bits between replicas/residues extends error masking coverage of TSA and RRSA from 86% and 78% to 91% and 97% with no performance loss, while imposing only 0.23% and 0.11% power and 0.02% and 0.01% area to the processor.

中文翻译:

保护暂存存储器地址免受软错误的影响

摘要 Scratchpad 存储器 (SPM) 在现代嵌入式处理器中得到广泛应用,在这些处理器中,要求在不影响性能可预测性和面积/功率效率的情况下提高可靠性。我们的观察表明,这种可靠性改进的一个目标是应对不断增加的 SPM 地址中发生的多位翻转 (MBU) 以及 SPM 地址解码器 (SAD) 中发生的多事件瞬态 (MET) 的威胁。本文提出了两种掩蔽技术,可在容易出现 MBU/MET 错误的多个片上结构中保护 SPM 地址的生命周期。这两种技术背后的策略是在编译时复制窄宽度 SPM 地址,并在 SAD 阶段屏蔽错误。第一种技术是三重 SPM 地址 (TSA),并使用三重 SAD。对于内存地址宽度有限的处理器,第二种技术使用冗余残数系统的概念来提供 SPM 地址的残差复制 (RRSA) 和残差复制的 SAD。仿真结果表明,在副本/残差之间交织保留位将 TSA 和 RRSA 的错误屏蔽覆盖率从 86% 和 78% 扩展到 91% 和 97%,而没有性能损失,同时仅施加 0.23% 和 0.11% 的功率和 0.02% 和处理器的 0.01% 面积。
更新日期:2020-08-01
down
wechat
bug