Our official English website, www.x-mol.net, welcomes your feedback! (Note: you will need to create a separate account there.)
Logic Locking with Provable Security Against Power Analysis Attacks
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( IF 2.9 ) Pub Date : 2020-04-01 , DOI: 10.1109/tcad.2019.2897699
Abhrajit Sengupta , Bodhisatwa Mazumdar , Muhammad Yasin , Ozgur Sinanoglu

Outsourcing of integrated circuit (IC) fabrication to external foundries has lead to many new security vulnerabilities, including IC piracy, overbuilding, and reverse engineering. In this regard, logic locking (LL) was introduced to protect intellectual property from such threats. In this paper, we evaluate the strength of various LL techniques, including earlier works, such as random LL (RLL) and fault analysis-based LL (FLL), against power-based side-channel attack. We have developed attacks where at least 60% of the key bits can be successfully recovered for 60% of the circuits for both RLL and FLL using a 32-bit key. However, the success rate reduces to 45% and 35% for RLL and FLL, respectively, when using a 64-bit key. We demonstrate the practicality of our proposed attack by mounting it against RLL and FLL implementations of ISCAS’85 and MCNC benchmark circuits on Spartan-6 FPGA platform. Further, we present differential power analysis (DPA) results on mutual information analysis on LL techniques that capture any dependence between the intermediate data and the captured power traces. We also formally establish that resilience to satisfiability-based (SAT) attack implies resilience to DPA attack as well for an LL technique. We validate this further via experiments on Spartan-6 FPGA on SAKURA-G development board for a recent LL technique that is known to thwart the SAT attack.

中文翻译:

具有可证明安全性的逻辑锁定,可抵御功耗分析攻击

将集成电路 (IC) 制造外包给外部代工厂已导致许多新的安全漏洞,包括 IC 盗版、过度构建和逆向工程。在这方面,引入了逻辑锁定 (LL) 以保护知识产权免受此类威胁。在本文中,我们评估了各种 LL 技术的强度,包括早期的工作,例如随机 LL (RLL) 和基于故障分析的 LL (FLL),以对抗基于功率的侧信道攻击。我们开发了一些攻击,其中使用 32 位密钥可以成功恢复 60% 的 RLL 和 FLL 电路的至少 60% 的密钥位。但是,当使用 64 位密钥时,RLL 和 FLL 的成功率分别降低到 45% 和 35%。我们通过在 Spartan-6 FPGA 平台上针对 ISCAS'85 和 MCNC 基准电路的 RLL 和 FLL 实现安装它来证明我们提出的攻击的实用性。此外,我们展示了关于 LL 技术的互信息分析的差分功率分析 (DPA) 结果,该技术捕获中间数据和捕获的功率轨迹之间的任何依赖性。我们还正式确定,对基于可满足性 (SAT) 攻击的弹性意味着对 DPA 攻击以及 LL 技术的弹性。我们通过在 SAKURA-G 开发板上的 Spartan-6 FPGA 上的实验进一步验证了这一点,该实验采用了一种已知可以阻止 SAT 攻击的最新 LL 技术。我们展示了关于 LL 技术的互信息分析的差分功率分析 (DPA) 结果,该技术捕获了中间数据和捕获的功率轨迹之间的任何依赖关系。我们还正式确定,对基于可满足性 (SAT) 攻击的弹性意味着对 DPA 攻击以及 LL 技术的弹性。我们通过在 SAKURA-G 开发板上的 Spartan-6 FPGA 上的实验进一步验证了这一点,该实验采用了一种已知可以阻止 SAT 攻击的最新 LL 技术。我们展示了关于 LL 技术的互信息分析的差分功率分析 (DPA) 结果,该技术捕获了中间数据和捕获的功率轨迹之间的任何依赖关系。我们还正式确定,对基于可满足性 (SAT) 攻击的弹性意味着对 DPA 攻击以及 LL 技术的弹性。我们通过在 SAKURA-G 开发板上的 Spartan-6 FPGA 上的实验进一步验证了这一点,该实验采用了一种已知可以阻止 SAT 攻击的最新 LL 技术。
更新日期:2020-04-01
down
wechat
bug