Analysis and Design of a 10.4-ENOB 0.92–5.38--W Event-Driven Level-Crossing ADC With Adaptive Clocking for Time-Sparse Edge Applications | IEEE Journals & Magazine | IEEE Xplore